Design of Low Power Integrated Circuits
DOI:
https://doi.org/10.61173/ncg3ay15Keywords:
Low Power Design, Power Optimization, Finfet, Dynamic Voltage Scaling (DVFS)Abstract
The rapid development of integrated circuit technology has made the design of low-power circuits a major concern in this field. Power consumption limits the prolonged operation of high-performance computer systems, affects system performance and heat dissipation, and shortens the operating lifespan of portable devices. The fundamental causes of power consumption, including static, short-circuit, and dynamic power consumption, are thoroughly examined in this work, which focuses on the design of low-power digital integrated circuits. Power and voltage designs, DVFS (dynamic voltage and frequency scaling), and closed-loop clocking are some of the tactics for implementing low-power technologies that are also discussed. In addition, new ultra-low power designs such as field-effect transistors (FETs), semiconductor organic integrated circuits (SOIs), and tunneling field effect transistors (TFETs) are shown, and their usefulness is shown by way of an example of a Bluetooth 5.0 system-on-chip (SoC) application. Future developments in low-power design will guarantee ongoing innovation in high-performance electronic systems by optimizing device layouts and making use of new materials.References
[1] Li, Ning. Research on the Design Technology of Very Low Power Consumption Reference Sources in Piezoelectric Energy Harvesting and Management Integrated Circuits [D]. Suzhou University, 2021. DOI: 10.27351/d.cnki.gszhu.2021.002387.
[2] Michael Keating, David Flynn, Robert Aitken, Alan Gibbons, Kaijian Shi. Low Power Methodology Manual For System[1]on- Chip Design, Springer [EB/OL]. (2007). http://www.synopsys. com/lpmm.
[3] Chen Guangsheng, Zhang Xu, Shen Liwei. Low-power design of CMOS digital integrated circuits [J]. Integrated Circuit Applications, 2021, 38(07): 17-21. DOI: 10.19339/ j.issn.1674-2583.2021.07.004.
[4] Huang Ying. Research on low-power physical design technology for integrated circuits based on 16nm process [D]. Xian University, 2018.
[5] Jha A, Zheng J, Masse C, et al. A 0.6dB NF, 12dBm IIP3, 4.6-6GHz LNA in 0.13 μ m Floating-Body SOI CMOS[C]. 2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS), Springfield, MA, USA, 2020: 121-124.
[6] Vanukuru V. A 6 GHz 0.92 dB NF Cascode LNA in 180 nm SOI CMOS Technology[C]. 2019 IEEE MTT-S International Microwave and RF Conference (IMARC), Mumbai, India, 2019:1-41.
[7] Zhang X, Du G, Wang Y, et al. Ultra-low power integrated circuit technology. Science China: Information Sciences, 2012, 42(12):1544-1558.
[8] Li Xinxin, Wang Jinhui, Peng Xiaohong, et al. Lowpower multi-power supply multi-voltage domino circuit [J]. Microcomputer and Application, 2011, 30(14): 69-71. DOI: 10.19358/j.issn.1674-7720.2011.14.025.
[9] Duan Weihu, Lu Haitao. Analysis of SOC architecture based on DVFS technology [J]. China Integrated Circuit, 2020, 29(12): 73-77.
[10] Kenjale A T. Implementation and analysis of power clock generation method for adiabetic circuits. In: International Conference Devices, Circuits and Systems (ICDCS), Maharashtra, 2012. 272–275.
[11] V venkatesh S, Gowri M T. Power reduction on clock-tree using energy recovery and clock gating technique. Int J Eng Res Appl, 2012, 2: 885–892.
[12] Sun Z, Jin C, Siek L. Low power integrated circuit design with stacking technique. In: 8th International Caribbean Conference Devices, Circuits and Systems (ICCDCS), Singapore, 2012. 1–4.
[13] Dickinson A G, Denker J S. Adiabatic dynamic logic. IEEE J Solid-State Circ, 1995, 30: 311–315.
[14] Chen Jingguo, Tian Gang. Low-power analysis in digital integrated circuit design [J]. Electronic Components and Information Technology, 2023, 7(06): 144-147. DOI: 10.19772/ j.cnki.2096-4455.2023.6.037.
[15] Dong Haitao, Chen Guangsheng, Wang Xiaohui, Wu Qiang. Low-power and highly reliable Bluetooth 5.0 SoC chip design [J]. Power Information and Communication Technology, 2021, 19(01): 98-104.
[16] Zhang Zheng, Zhang Yanhua, Huang Xin, et al. Multiband low-noise amplifier using a tunable active inductor [J]. Microelectronics, 2021, 51(02): 151-156.
[17] Wang Jing, Liang Weiwei, Niu Yuehua, et al. Multiobjective optimization of near-threshold systems with support for approximate computing (in English) [J]. Frontiers of Information Technology & Electronic Engineering, 2020, 21(10): 1426-1442.
Downloads
Published
Issue
Section
License
Copyright (c) 2024 by the authors.
This work is licensed under a Creative Commons Attribution 4.0 International License.
