Research on Key Technologies for Chip Area and Power Optimization in Low-Powered Digital Integrated Circuit

Authors

  • Yuqian Yang

DOI:

https://doi.org/10.61173/wevx0169

Keywords:

CMOS integrated circuit, low power, chip area optimisation

Abstract

With mobile technology being the norm and the need for more computational power for applications such as AI, simulations and virtual reality, integrated circuit chips are required to be smaller to be more power efficient at the same time be more powerful than its predecessors. This paper aims to discuss and present the techniques and technologies involved in optimizing the power consumption and chip area of low-powered digital integrated circuits. In this paper, the CMOS integrated circuit would be the main focus for discussion. The main discussions would be on the subject of various techniques to improve power efficiency and reduce chip area in a low powered CMOS integrated circuit. The two sources of power consumption and factors that affect it would be identified and solutions to reduce power consumption based on each factor would be brought up. Circuit area optimisation would also be discussed at both the design and manufacture level.

References

[1] Arjun N. Saxena, “Invention of Integrated Circuits: Untold Important Facts”, World Scientific, 2009.

[2] Ashwani Kumar Yadav, Kartik Upadhyay, Palak Gandhi, Vaishali, “Various Issues and considerations for the Static Power Consumption in NANO-CMOS: Design Perspective”, Materials Today: Proceedings, Volume 10, Part 1, Pages 136-141, 1 April 2019.

[3] Paulo Francisco Butzen and Renato Perez Ribas, “Leakage Current in Sub-Micrometer CMOS Gates”, Universidade Federal do Rio Grande do Sul, 2006

[4] Mohamed Elgebaly and Manoj Sachdev, “Efficient adaptive voltage scaling system through on-chip critical path emulation”, Association for Computing Machinery, New York, NY, USA, 09 August 2004.

[5] K. Van Berkel, R. Burgess, J. Kessels, M. Roncken, F. Schalij and A. Peeters, “Asynchronous circuits for low power: a DCC error corrector,” IEEE Design & Test of Computers, vol. 11, no. 2, pp. 22-32, 6 August 1994.

[6] Hai Li, S. Bhunia, Y. Chen, T. N. Vijaykumar and K. Roy, “Deterministic clock gating for microprocessor power reduction”, Proceedings - International Symposium on High- Performance Computer Architecture, 1 January 2003.

[7] Jiang Wen Dong, “Research on low-power optimization design of digital integrated circuits”, Beijing Jiaotong University, 27 August 2024.

[8] Kunwar Singh, Aman Jain, Aviral Mittal, Vinay Yadav, Atul Anshuman Singh, Anmoll Kumar Jain, Maneesha Gupta, “Optimum transistor sizing of CMOS logic circuits using logical effort theory and evolutionary algorithms”, 7 August 2017.

[9] Caka, N., Zabeli, M., Limani, M., & Kabashi, Q., “Impact of MOSFET parameters on its parasitic capacitances”, In Proc. 6th WSEAS International Conference on Electronics, Hardware, Wireless and Optical Communications, Stevens Point, Wisconsin, USA, pp. 55-59, February 2007.

[10] Gordon E. Moore, “Cramming more components onto integrated circuits”, Electronics, Volume 38, Number 8, April 19, 1965.

Downloads

Published

2024-12-31

Issue

Vol. 2 No. 6 (2024): Volume 2, Issue 6

Section

Articles

License

Copyright (c) 2024 by the authors.

Creative Commons License

This work is licensed under a Creative Commons Attribution 4.0 International License.