An Advanced Hardware Implementation of the Trial Division Algorithm for Dividers Utilizing RISC-V ISA
DOI:
https://doi.org/10.61173/wfn87229Keywords:
Divider, Trail division, RISC-V ISAAbstract
In this paper, we try to design a divider based on RISC-V instruction set architecture (ISA). Since the hardware design of the divider in the ALU is very important for the CPU to implement the arithmetic function. In view of the advantages of the trial division method in the division algorithm and the popularity of the RISC-V ISA, this paper attempts to design a trial division divider utilizing the RISC-V ISA. In this design, the principle of trial division, flow chart, state diagram, RISC-V instructions of division, whole divider module and logic will be designed in detail. To test the function and feasibility, the hardware description is carried out in the Verilog hardware description language (HDL). In this description, four division RISC-V instructions are integrated. Modelsim is used to verify and test the functionality of the divider. The test waveform is used as a result to verify the feasibility of the divider.References
[1] L. Gopal, N. S. Mohd Mahayadin, A. K. Chowdhury, A. A. Gopalai and A. K. Singh, “Design and synthesis of reversible arithmetic and Logic Unit (ALU),” 2014 International Conference on Computer, Communications, and Control Technology (I4CT), Langkawi, Malaysia, 2014, pp. 289-293, doi: 10.1109/I4CT.2014.6914191.
[2] S. Purohit, P. Laddha and R. Parekh, “Implementation and Physical Design of 8/4-Bit Signed Divider,” 2021 8th International Conference on Signal Processing and Integrated Networks (SPIN), Noida, India, 2021, pp. 829-834, doi: 10.1109/ SPIN52536.2021.9566020.
[3] S. F. Obermann and M. J. Flynn, “Division algorithms and implementations,” in IEEE Transactions on Computers, vol. 46, no. 8, pp. 833-854, Aug. 1997, doi: 10.1109/12.609274.
[4] Patterson D A, Hennessy J L. Computer organization and design: the hardware/software interface 5th ed[J]. 2014.
[5] A. Akram and L. Sawalha, “A Study of Performance and Power Consumption Differences Among Different ISAs,” 2019 22nd Euromicro Conference on Digital System Design (DSD), Kallithea, Greece, 2019, pp. 628-632, doi: 10.1109/ DSD.2019.00098.
[6] M. Ling, X. Xu, Y. Gu and Z. Pan, “Does the ISA Really Matter? A Simulation Based Investigation,” 2019 IEEE Pacific Rim Conference on Communications, Computers and Signal Processing (PACRIM), Victoria, BC, Canada, 2019, pp. 1-6, doi: 10.1109/PACRIM47961.2019.8985059.
[7] A. D. George, “An overview of RISC vs. CISC,” [1990] Proceedings. The Twenty-Second Southeastern Symposium on System Theory, Cookeville, TN, USA, 1990, pp. 436-438, doi: 10.1109/SSST.1990.138185.
[8] Y. He and X. Chen, “Survey and Comparison of Pipeline of Some RISC and CISC System Architectures,” 2023 8th International Conference on Computer and Communication Systems (ICCCS), Guangzhou, China, 2023, pp. 785-790, doi: 10.1109/ICCCS57501.2023.10150975.
[9] D. -T. Nguyen-Hoang, K. -M. Ma, D. -L. Le, H. -H. Thai, T. -B. -T. Cao and D. -H. Le, “Implementation of a 32-Bit RISC-V Processor with Cryptography Accelerators on FPGA and ASIC,” 2022 IEEE Ninth International Conference on Communications and Electronics (ICCE), Nha Trang, Vietnam, 2022, pp. 219-224, doi: 10.1109/ICCE55644.2022.9852060.
[10] Waterman A, Asanović K. The RISC-V Instruction Set Manual, Volume I: Unprivileged ISA, Document Version 20191213. SiFive Inc., University of California, Berkeley, 2019.
Downloads
Published
Issue
Section
License
Copyright (c) 2024 by the authors.
This work is licensed under a Creative Commons Attribution 4.0 International License.
