Design and Implementation of Digital Integrated Circuit Based CPU
DOI:
https://doi.org/10.61173/9m7cns15Keywords:
16-bit CPU Design, Digital Integrated Circuits, Verilog Hardware Description Language, CPU Simulation and VerificationAbstract
This paper presents a simplified 16-bit CPU design and its implementation using digital integrated circuits developed with Verilog hardware description language, while emphasizing simulation through the EDA tool. This design puts more emphasis on the critical roles played by the data path and the control unit, executing key instructions including arithmetic operations such as addition, subtraction, bitwise logic, and conditional jumps. This structurally modular CPU is both functioning and stable in nature, allowing support for future enhancements and enhancements as well, thereby serving as an effective model towards an understanding of the principles of CPU design. The execution of these basic instructions puts the core of the CPU under test and reaffirms its proper operation in respect of the detailed instruction set, while its extensibility design confirms further improvement possibilities for future complex instructions as well as finite-state machine optimization for the control unit. The present work not only proves the possibility of creating a fully working CPU, using readily available bare minimum resources to implement a prototype, but is also a breakthrough in future research with CPU architecture. The obtained results will shed light on CPU functionality optimization and extension, being the ground for building more powerful and effective processors in the future.
References
[1] . J. H. Lee, S. E. Lee, H. C. Yu and T. Suh, “Pipelined CPU Design With FPGA in Teaching Computer Architecture,” in IEEE Transactions on Education, vol. 55, no. 3, pp. 341-348, Aug. 2012, doi: 10.1109/TE.2011.2175227.
[2] . A. Yıldız, H. F. Ugurdag, B. Aktemur, D. İskender and S. Gören, “CPU design simplified,” 2018 3rd International Conference on Computer Science and Engineering (UBMK), Sarajevo, Bosnia and Herzegovina, 2018, pp. 630-632, doi: 10.1109/UBMK.2018.8566475.
[3] . Lai, Xianzhi. Simple CPU design based on FPGA[J]. Journal of Chongqing Vocational and Technical College, 2005, 14(1): 117-119.
[4] . Korobilis C. Design of a CPU using VHDL[D]. Aristotle University of Thessaloniki, 2020.
[5] . WANG Ben-You, SU Shou-Bao, WANG De-Ru. An FPGA- based CPU design[J]. Computer Technology and Development, 2008, 18(6): 221-224.
[6] . X. Liu, L. Fu, W. Rao, X. Lin, M. Liao and B. Shi, “Multi- Cycle CPU Design With FPGA for Teaching of Computer Organization Principle,” 2019 14th International Conference on Computer Science & Education (ICCSE), Toronto, ON, Canada, 2019, pp. 472-477, doi: 10.1109/ICCSE.2019.8845494.
[7] . J. B. Lazaro, M. D. Pabiania, L. J. S. Bitangcor, J. C. B. De Torres, J. M. A. Dumapit and J. N. Mapote, “Design of a 32-bit Datapath for a Reduced Instruction Set Computers (RISC) Implementation using the DE0-nano FPGA,” 2024 16th International Conference on Computer and Automation Engineering (ICCAE), Melbourne, Australia, 2024, pp. 88-92, doi: 10.1109/ICCAE59995.2024.10569847.
[8] . T. Cao, “Implementation and Research of Vivado HLS’s Function on FPGA,” 2022 3rd International Conference on Computer Science and Management Technology (ICCSMT), Shanghai, China, 2022, pp. 240-243, doi: 10.1109/ ICCSMT58129.2022.00057.
[9] . M. Becker, “Faster Verilog simulations using a cycle based programming methodology,” Proceedings. IEEE International Verilog HDL Conference, Santa Clara, CA, USA, 1996, pp. 24- 31, doi: 10.1109/IVC.1996.496014.
[10] . S. Alsubaei, S. M. Qaisar and W. Alhalabi, “A VHDL based Moore and Mealy FSM example for education,” 2017 IEEE 2nd International Conference on Signal and Image Processing (ICSIP), Singapore, 2017, pp. 456-459, doi: 10.1109/ SIPROCESS.2017.8124583.
[11] . G. Prasad, “A Tutorial on Design of Datapath and Controller of an ALU using Verilog and Verification using Open Source EDA Tools,” 2021 2nd International Conference on Communication, Computing and Industry 4.0 (C2I4), Bangalore, India, 2021, pp. 1-4, doi: 10.1109/C2I454156.2021.9689339.
Downloads
Published
Issue
Section
License
Copyright (c) 2024 by the authors.
This work is licensed under a Creative Commons Attribution 4.0 International License.
