Research on Techniques for Enhancing the Speed of Low-Power Operational Amplifier
DOI:
https://doi.org/10.61173/v5wcg530Keywords:
low power consumption, high speed, operational amplifierAbstract
In the context of low utilization, this paper explores various techniques for enhancing the speed of operational amplifier (OA). The main text delves into three methods to gain equilibrium: fully differential operational amplifier (FDA), twostage operational transconductance amplifier (OTA), and a novel high-speed calculation system architecture employing a “rhombus crystal tube.” The FDA improves speed by minimizing noise and enhancing bandwidth and output voltage swing, without increasing power consumption. The design of the two-stage OTA combines the characteristics of a differential amplifier and a telescopic amplifier, optimizing gain and slew rate through Miller compensation and noise gain manipulation, thereby achieving high-speed performance. A novel high-speed operational amplifier structure employs diamond transistors to supply substantial current for capacitor charging, enhancing the slew rate and overall speed. Throughout the text, these methods are presented as a means to jointly promote high speed, low power consumption, and the handling of a significant number of transistors. To further increase the speed, the size of the microcrystalline tube is crucial. The research direction is outlined, and while the design equipment is in the foreground, there remains room for progress, especially in applications for large-scale electrical models. Future research aims to enhance the power efficiency of circuits, making them more practical and efficient. This study provides valuable insights into balancing power consumption and speed in advanced electronic devices.
References
[1] Xu Hongxia. Research on the Distinction and Practical Knowledge of Analog Circuits and Digital Circuits [J]. Yangtze Information and Communications, 2022, 35(02): 159-160+167.
[2] Chi-Hung Lin and M. Ismail, “A low-voltage low-power Fig. 5 Main Schematic of OA CMOS opamp with rail-to-rail input/output,” Proceedings of 40th Midwest Symposium on Circuits and Systems.
[3] Summary [3] Sun Yongjie, Li Peng, Chen Haibo. A High-Speed Low- This paper aims to discuss methods to enhance the op- Power Memory Read-Write Control Circuit [J]. Computer erating speed of low-power OAs. It introduces three Engineering and Science, 2012, 34(01): 49-52. approaches: FDA, 2-stage OTA, and a novel “diamond [4] Dvornikov, O.V., Tchekhovsky, V.A., Prokopenko, N.N. et transistor” high-speed OA. The FDA is proposed from al. High-Speed Broadband Operational Amplifiers on a Master a manufacturing perspective. As fabrication technology Slice Array. Russ Microelectron 52, 702–710 (2023). advances, we can continuously reduce channel length, [5] Ge Kangkang. Design of High-Speed Operational Amplifiers thereby increasing operational speed. However, this might [D]. Zhejiang University, 2008. lead to performance degradation, hence the introduction [6] Sansen W M C .Analog Design Essentials[M].Springer, of fully differential amplifier technology. This technology 2006. maintains the performance of the OA without excessively [7] Xueping L ,Peize Y ,Lin L , et al.Promising ultra-short increasing power consumption, while meeting the require- channel transistors based on OMsub2/subS (M = Ga, In) ments for higher speeds. monolayers for high performance and low power consumption. The 2-stage OTA is the result of improvements made by [J].Nanoscale,2022,15(1). comparing Differential Amplifier and Telescopic Am- [8] Gray S J .WIE Analysis and Design of Analog Integrated plifier. The initially proposed Differential Amplifier is a Circuits, 4th Edition[M].[2024-08-18]. basic amplifier with several limitations, such as design [9] Razavi B. Design of Analog CMOS Integrated Circuits [J]. structure and restricted output swing. Consequently, it was Tsinghua University Press, 2001. improved to a Telescopic Amplifier, primarily aiming to [10] Rohit S Ghatikar and M Nithin 2021 Eng. Res. Express 3 045048DOI 10.1088/2631-8695/ac3fbc. Dean&Francis
[11] Grasso A D, Palumbo Gand Pennisi S 2015 High- Electronics(CIE).2006 8th International Conference on Solidperformance four-stage CMOS OTA suitable for large capacitive State and Integrated Circuit Technology Proceedings(Part 3 of loads IEEE Transactions on Circuits and Systems I: Regular 3).Department of Electronics Engineering, Kangwon National Papers62 2476–84. University;2006:3.
[12] Hu Bin. Learning Methods for Electronic Circuits [14] Giustolisi G and Palumbo G 2016 Compensation strategy (Seventeen) Lecture 9: Analysis Methods of Differential for high-speed three-stage switched-capacitor amplifiers Amplifier Circuits [J]. Electronics World, 2011, (02): 29-31. Electron. Lett 52 1202–4.
[13] Yoo K ,Kim B J .Design of a High-Speed LVDS I/O [15] S.Schwehr, T.Fuchs, K.Dzahini,etl. High speed CMOS Interface Using Telescopic Amplifier[C]//Chinese Institute of Operational Amplifier. IEEE, May 1991. pp: 305-308
Downloads
Published
Issue
Section
License
Copyright (c) 2024 by the authors.
This work is licensed under a Creative Commons Attribution 4.0 International License.
