Optimization Analysis of Low-Noise Amplifier

Authors

  • Xu Zhang

DOI:

https://doi.org/10.61173/wpaag358

Keywords:

low-noise amplifier (LNA), Global Navigation Satellite System (GNSS), 5G/6G, semiconductor

Abstract

This paper mainly analyzes the important component of a wireless receiver – low-noise amplifiers (LNA). Low-noise amplifiers can reduce the effect of noise on the received signal and amplify signals. For the better development of wireless communication technology, remote control, and other related fields, it is necessary to optimize the design of low-noise amplifiers, so that low-noise operational amplifiers can finally obtain high gain, low noise figure, and other advantages. This paper analyzes the optimization design of LNA in the field of Global Navigation Satellite Systems (GNSS). This paper analyzes a low-noise amplifier design with the operation of concurrent dual-band for GNSS receivers with a single channel. The optimized design of a low-noise amplifier in this field uses a low-cost 0.18µm CMOS tube and adds load capacitances and a feedforward path to reduce the noise figure (NF) of the system. Noise figures in 1.2 GHz and 1.57 GHz bands are reduced by about 0.9 dB. In addition, the high gain, high linearity, and other excellent properties are shown in 1.2 GHz and 1.57GHz. In the application of 5G/6G network technology, the optimized design of Gallium Arsenide (GaAs) PHEMT technology with a gate length of 0.3µmm and inductively degraded common source topology phase structure is adopted. From this optimization, the noise figure is optimized to 1.3-1.4, and the gain of the system is 20-22 dB. At the same time, good linearity is also shown. Then, the prospects of semiconductor materials such as Gallium Nitride (GaN) and Indium Phosphide (InP), which have the advantages of high electron mobility and low-cost design, in optimizing low noise operational amplifiers. To a certain extent, the in-depth study of the optimal design of LNA can improve the technical level of wireless communication, aerospace, and other fields.

References

[1] Ekpo S.C. A multicriteria optimization design of SPSE for adaptive LEO satellite missions using the PSI method. AIAA SPACE 2013 Conference and Exposition, 2013.

[2] Jihyang W, Gyuri C, Mookyoung Y, et al. A low-noise multipath operational amplifier with Gm-shared ping-pong and ripple averaging techniques. Microelectronics Journal, 2024, 151, https://doi.org/10.1016/j.mejo.2024.106306.

[3] Zhang X L, Yao Z G. Noise cancellation technology in the power retrofit of broadcasting and television control rooms[J]. Audio Engineering, 024, 48(6); 77 -79.

[4] Lukas M, Kangkang C, Gregor M, et al. Real-time navigation solutions of low-cost off-the-shelf GNSS receivers on board the Astrocast constellation satellites. Advances in Space Research, 2024, 73:2-19, https://doi.org/10.1016/j.asr.2023.10.001.

[5] Chen D, Pan W, Jiang P, et al. Reconfigurable dual-channel multiband RF receiver for GPS/Galileo/BD-2 systems. IEEE Trans. Microw. Theory Tech. 2012, 60, 3491–3501.

[6] Chen D, Yan T, et al. A tri-mode COMPASS/GPS/Galileo RF receiver with all-digital automatic gain control loop. Analog. Integr. Circuits Signal Process. 2012, 58: 69–77.

[7] Ouyang L.-W.; Mayeda J.C.; Sweeney C.; Lie D.Y.C.; Lopez J. A Broadband Millimeter-Wave 5G Low Noise Amplifier Design in 22 nm Fully Depleted Silicon-on-Insulator (FD- SOI) CMOS. Appl. Sci. 2024, 14. https://doi.org/10.3390/ app14073080.

[8] Mfonobong U, Sunday E, Fanuel E, Stephen A. A 3.2- 3.8 GHz low-noise amplifier for 5G/6G satellite-cellular convergence applications. e-Prime–Advances in Electrical Engineering, Electronics and Energy, 2024, 8, https://doi. org/10.1016/j.prime.2024.

[9] Ahn H. B., Choi Y, Lee S, Han J, et al. 25–31 GHz GaN- Based LNA MMIC Employing Hybrid-Matching Topology for 5G Base Station Applications. In IEEE Microwave and Wireless Technology Letters, 33:47-50.

[10] Ouyang L.W., Mayeda J.C., Sweeney C, Lie D.Y.C., Lopez, J. A Broadband Millimeter-Wave 5G Low Noise Amplifier Design in 22 nm Fully Depleted Silicon-on-Insulator (FD-SOI) CMOS. Appl. Sci. 2024, 14, 3080. https://doi.org/10.3390/ app14073080.

Downloads

Published

2024-10-29