Research of Gate-All-Around Field-Effect Transistors
DOI:
https://doi.org/10.61173/4gwhq846Keywords:
Transistor, Field effect transistor, Gate all aroundAbstract
This report provides an overview of GAA FETs also known as Gate-All-Around FETs, focusing on their introduction and limitations, based on a comprehensive review of current literature and online resources. GAA FETs represent an evolution of FinFET technology, which itself was developed from traditional MOSFET designs. Each iteration has aimed to improve performance and overcome limitations of its predecessor. The GAA architecture offers superior electrostatic control, resulting in higher drive currents, reduced leakage, and improved subthreshold swing, making it ideal for high-performance, low-power applications. Despite these advantages, GAA FETs still face challenges with short-channel effects (SCEs) as device dimensions shrink. Gate-All-Around (GAA) is a transistor architecture designed to address the limitations of the FinFET design. Unlike FinFET, where the channel is surrounded on three sides by the gate, GAA surrounds the channel on all four sides by turning the FinFET structure sideways, making the channels horizontal. This design provides enhanced control over the transistor switch. The fabrication of GAA transistors involves a series of highly precise processes, which enable improved transistor scaling with reduced variability, resulting in increased performance and lower power consumption.
References
[1] Sreenivasulu V. B., Narendar V. Circuit analysis and optimization of GAA nanowire FET towards low power and high switching. Silicon, 2022, 14(16): 10401-10411.
[2] Das R. R., Rajalekshmi T. R., James A. FinFET to GAA MBCFET: A Review and Insights. IEEE Access, 2024, 50556- 50577.
[3] Kim S., Kim J., Jang D., Ritzenthaler R., Parvais B., Mitard J., et al. Comparison of temperature dependent carrier transport in FinFET and gate-all-around nanowire FET. Applied Sciences, 2020, 10(8): 2979.
[4] Chen Z., Lin Y. M., Rooks M. J., Avouris P. Graphene nanoribbon electronics. Physica E: Low-dimensional Systems and Nanostructures, 2007, 40(2): 228-232.
[5] Bhuwalka K. K., Sedlmaier S., Ludsteck A. K., Tolksdorf C., Schulze J., Eisele I. Vertical tunnel field-effect transistor. IEEE Transactions on Electron Devices, 2004, 51(2): 279-282.
[6] Bury E., Chasin A., Kaczer B., Vandemaele M., Tyaginov S., Franco J., et al. Evaluating forksheet FET reliability concerns by experimental comparison with co-integrated nanosheets. In Proceedings of the 2022 IEEE International Reliability Physics Symposium (IRPS), 5A-2.
Downloads
Published
Issue
Section
License
Copyright (c) 2024 by the authors.

This work is licensed under a Creative Commons Attribution 4.0 International License.
