A Research of the Integrated Circuit Design and Optimization

Authors

  • Xubo Zheng

DOI:

https://doi.org/10.61173/ec3q6p28

Keywords:

Integrated Circuit, Circuit Design, Layout optimization, Critical Area, Polysilicon width

Abstract

With the scientific and technical revolution going on, integrated circuit has been playing a vital role in our daily life ever since. In IC (Integrated circuit) design and manufacturing, layout of the integrated circuit determines its success or failure. However, the constantly decreasing characteristic size and progressive process bring about some new issues. That is why in post-Moore’s Law period, the design and optimization of layouts deserves attention of the whole industry. A properly designed and optimized layout not only results in better performance while using, but also cut out the cost of manufacture. In this paper, the methodology of integrated circuit layout design and optimization are discussed. For design, the author presented the whole flow of how the layout is generated and principles in integrated circuit design. For optimization, two approaches are analyzed. One is shorting out the critical area. Based on critical area theory and methodology of image processing, layouts can be improved in configuration. The method discussed here makes a modification on the previous way to make the optimization more accurate and efficient. The other method is inserting auxiliary polysilicon, which can counteract the impact of channel length change of MOSFETs and focus error as a unavoidable result of the process improvement.

References

[1] Wang Xiaoqiang, Deng Chuanjin, Fan Jianfeng. The Development History, Present Situation and Proposal of Integrated Circuit. ELECTRONIC PRODUCT RELIABILITY AND ENVIRONMENTAL TESTING, 2021,39(z1): 106-111.

[2] Huang Huiping. Research on layout optimization method of alternating phase-shift mask technology. Fudan University, 2008.

[3] Wang Shuhan. Research on Layout Optimization Based on Generating Adversarial Network. Soochow University, 2022.

[4] Zhao Tianxu, Duan Xuchao, Ma Peijun, Hao Yue. Analysis of Redundant Integrated Circuit Yield Based on Critical Area. CHINESE JOURNAL OF SEMICONDUCTORS, 2003,24(5): 544-549.

[5] Zhang Guoxia, Ma Peijun, Zhangxu. Development of Critical Area Research Method for Integrated Circuits and Its Chanllenges. Microelectronics, 2009,39(5):704-709.

[6] Wang Junping, Hao Yue, Zhang JM. Yield Estimation for Metals of Integrated Circuits. Chinese Physics, 2007,16 (6): 1796-1805.

[7] L. S. Milor, Orth, D. Stelle. The Application of Submicron Lithography Defect Simulation to IC Yield Improvement. IEEE Trans, On Semiconductor Manufacturing, 1999, 12 (1): 11-25.

[8] Ning Pan, Wang Junping, Zhang Guangyan, Cao Honghua, Li Jin, Li Changjiang, Li Bo. Method for Optimizing Layout Based on Image Processing. Electronic Sci.&Tech., 2013, 26 (07): 29-32.

[9] Xing Runsen, Short Critical Area-Based Layout Optimization. Xidian University, 2014.

[10] Zhu Yuezhen, Research on chip layout design and optimization technology. Soochow University, 2014.

[11] Wang Zhaoqing, Research on the Design and Technology Co-optimization of layout Dependent effects in Integrated Circuit FinFET Process. University of Chinese Academy of Science, 2022.

[12] Amir Borna, Chris Progler, David Blaauw. Correlation analysis of CD-variation and circuit performance under multiple sources of variability. SPIE Advanced Lithography. 2005

[13] Han xiaoxia. Han Yan. Layout optimization of parametric yield by filling dummy polysilicon pattern. Journal of Zhejiang University (Engineering Science), 2015,49(12): 2333-2339.

Downloads

Published

2024-10-29