The Era of GAAFET Is About to Come
DOI:
https://doi.org/10.61173/gnrwmp22Keywords:
GAAFET, FinFET, Moore’s Law, gate-all-aroundAbstract
In recent years, with the development of the semiconductor industry, Moore’s Law has gradually become ineff ective, making it increasingly diffi cult for people to improve chip manufacturing processes. Many people believe that Moore’s Law will no longer exist. However, with Samsung announcing the production of 3-nanometer gate-all-around (GAA) architecture process technology chips on June 30, 2022, the chip process has been further advanced. Moore’s Law is expected to continue in the coming years. This article will mainly introduce why GAAFET will become the mainstream fi eld-eff ect transistor in the future. The potential problems that GAAFET may encounter in its future development will also be analyzed, including massive research and development costs and a longer research and development cycle.
References
[1] Samsung (2022). Samsung Begins Chip Production Using 3nm Process Technology With GAA Architecture. https:// semiconductor.samsung.com/news-events/news/samsungbegins-chip-production-using-3nm-process-technology-withgaa-architecture/?wcmmode=disabled.
[2] Moore, G. E. (1965). “Cramming more components onto integrated circuits.” Electronics, 38(8), 114-117.
[3] D. Hisamoto et al., “FinFET-a self-aligned double-gate MOSFET scalable to 20 nm,” in IEEE Transactions on Electron Devices, vol. 47, no. 12, pp. 2320-2325, Dec. 2000, doi: 10.1109/16.887014.
[4] V. P. -H. Hu, P. -C. Chiu, A. B. Sachid and C. Hu, “Negative capacitance enables FinFET and FDSOI scaling to 2 nm node,” 2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, USA, 2017, pp. 23.1.1-23.1.4, doi: 10.1109/ IEDM.2017.8268443.
[5] Chander Mohan1, Sumit Choudhary2, B. Prasad3, “Gate All Around FET: An Alternative of FinFET for Future Technology Nodes,” International Journal of Advance Research in Science & Engineering, pp 561-569, Vol6, July 2017
[6] Zhang, S. (2020) Review of Modern Field Effect Transistor Technologies for Scaling. In:2nd International Conference on Electronic Engineering and Informatics. Lanzhou.
[7] C. -C. Lee, P. -C. Huang and T. -P. Hsiang, “Interactive Lattice and Process-Stress Responses in the Sub-7 nm Germanium-Based Three-Dimensional Transistor Architecture of FinFET and Nanowire GAAFET,” in IEEE Transactions on Electron Devices, vol. 69, no. 12, pp. 6552-6560, Dec. 2022, doi: 10.1109/TED.2022.3216227.
[8] Samsung (2022). Find the optimal for the best. Part 1. https:// semiconductor.samsung.com/news-events/tech-blog/gaa-dtcofor-ppa/
[9] Y. -W. Lin et al., “Tightly Stacked 3D Diamond-Shaped Ge Dean&Francis Nanowire Gate-All-Around FETs With Superior nFET and pFET Performance,” in IEEE Electron Device Letters, vol. 42, no. 12, pp. 1727-1730, Dec. 2021, doi: 10.1109/LED.2021.3125059.
[10] N. Loubet et al., “Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET,” 2017 Symposium on VLSI Technology, Kyoto, Japan, 2017, pp. T230-T231, doi: 10.23919/VLSIT.2017.7998183.
[11] C. -L. Chu et al., “Stacked Ge-Nanosheet GAAFETs Fabricated by Ge/Si Multilayer Epitaxy,” in IEEE Electron Device Letters, vol. 39, no. 8, pp. 1133-1136, Aug. 2018, doi: 10.1109/LED.2018.2850366.
[12] S. -D. Kim, M. Guillorn, I. Lauer, P. Oldiges, T. Hook and M. -H. Na, “Performance trade-offs in FinFET and gate-all-around device architectures for 7nm-node and beyond,” 2015 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), Rohnert Park, CA, USA, 2015, pp. 1-3, doi: 10.1109/S3S.2015.7333521.
[13] Wannan (2022). End FinFET transistors! TSMC officially announced a 2nm power consumption reduction of 30%. https:// news.mydrivers.com/1/839/839766.htm
Downloads
Published
Issue
Section
License
Copyright (c) 2024 by the authors.
This work is licensed under a Creative Commons Attribution 4.0 International License.
