Research on improving the accuracy of frequency meter based on equal precision
DOI:
https://doi.org/10.61173/7v64qa02Keywords:
equal precision frequency meter, adaptive noise reduction, precision improvement, analysis of sys-tematic error, numeration systemAbstract
This paper systematically describes the development process of precision improvement technology for equal precision frequency meters, analyzes the source of error and existing solutions, and proposes an innovative scheme based on adaptive noise reduction. By reviewing the evolution of frequency measurement technology from simple counting to high-precision digitization, it is clear that quantization error, time base error and noise interference are the core factors that limit the accuracy. Although the existing methods improve the accuracy by improving the clock source, optimization algorithm and synchronous gate circuit design, they still face the problem of insufficient adaptability in dynamic noise environment. Therefore, this study proposes to introduce adaptive noise reduction technology into the design of equal precision frequency meter, combining LMS algorithm and dynamic adjustment factor to dynamically suppress noise interference. Theoretical analysis shows that the proposed method can improve the signal-to-noise ratio and improve the measurement accuracy in complex environments.
References
[1] Wang Xiaojun. Ultra high precision frequency meter [D]. Research and design of central China normal university, 2018. The DOI: CNKI: CDMD: 2.1018.236403.
[2] Chen Shoufa, WANG Zhongpeng. Synchronization of equal precision frequency measuring circuit design improvements [J]. Electric measurement and instrument, 2015, 52 (18) : 6. DOI: 10.3969 / j.i SSN. 1001-1390.2015.18.018.
[3] DING Cong, HU Yuhang, WU Ting, et al. Verilog Design and Simulation of Equal Precision Frequency Meter [J]. Electronic Manufacture, 2020(17):3.
[4] Yang Ao, XIANG Xingyan, WANG Gang, et al. Design and application of high precision Frequency Measurement System Based on FPGA [J]. Computer Measurement & Control, 2024, 32(9):133-141.
[5] juan-juan zhang. The reliability of the clock source under the condition of high overload research [D]. University of north central [2025-05-06]. DOI: CNKI: CDMD: 2.1012.337149.
[6] LEI Haidong, LI Chao, YU Fangguan, et al. Research on Improving Equal-precision Measurement Method using Phase Detection [C]// National Virtual Instrument Academic Exchange Conference. Chinese Society of Instrument and Instrument, 2007.
[7] J. Yang et al., “The Design and Analysis of a Type - II from PLL With Automatic Frequency and Phase Calibrations Achieving 0.62 mu s Locking Time, “IEEE in the Transactions on Circuits and Systems, I: Regular cca shut, doi: 10.1109 / TCSI. 2025.3529018.
[8] DONG Xiangqi. Design and implementation of selfcalibrated Fast Locking Phase-locked Loop Based on bandwidth compensation [D]. Xidian University,2020. (in Chinese)
[9] ZHANG Han, Feng Dongqin, Chu Jian, et al. Based on the redundant clock source of industrial wireless network clock synchronization method [J]. Control and decision, 2008, 23 (11) : 4. DOI: 10.3321 / j.i SSN: 1001-0920.2008.11.010.
[10] Z. Shao, “Research on digital frequency meter based on single chip microcomputer,” 2022 5th International Conference on Advanced Electronic Materials, Computers and Software Engineering (AEMCSE), Wuhan, China, 2022, pp. 114-117.
[11] Tan Benyan, Xia Jining. Visualization frequency meter Based on Improved Equal Precision Measurement [J]. Metrology and Measurement Technology, 2023, 50(3):51-53.
[12] LEI Haidong, LI Chao, YU Fangguan, et al. Research on Improving Equal-precision Measurement Method using Phase Detection [C]// National Virtual Instrument Academic Exchange Conference. Chinese Society of Instrument and Instrument, 2007.
[13] Wang Jundong, Shao Zuowen, Liu Changwei. High precision digital frequency meter based on DSP design [J]. Journal of electronic components in the world, and 2009 (2) : 72-75. The DOI: 10.3969 / j.i SSN. 1006-7604.2009.02.022.
[14] Chen Shijie, LIAN Ke, WANG Houjun. Genetic algorithm to optimize the SVM of analog circuit fault diagnosis method [J]. Journal of university of electronic science and technology, 2009, 38 (4) : 6. DOI: CNKI: SUN: DKDX. 0.2009-04-020.
[15] QIAN Feng, LIU Xiao-jian. Time of arrival estimation algorithm based on delay phase-locked loop [J]. Journal of piezoelectric and light, 2015. The DOI: CNKI: SUN: YDSG. 0.2015-01-026.
[16] W. Wu et al., “Effect of Frequency Offset on Power Measurement Error in Digital Input Electricity Meters,” in IEEE Transactions on Instrumentation and Measurement, vol. 67, no. 3, pp. 559-568, March 2018.
Downloads
Published
Issue
Section
License
Copyright (c) 2025 by the authors.
This work is licensed under a Creative Commons Attribution 4.0 International License.
