Xie, Q. and Zhang, J. 2026. A Highly-Parallel AI Accelerator Architecture for Convolution and Activation, Implemented in Verilog. Science and Technology of Engineering, Chemistry and Environmental Protection. 4, 1 (Feb. 2026), 14762. DOI:https://doi.org/10.61173/fmwnqv14.