(1)
Liu, X. Design and Optimization of CMOS Layout Structure. STECEP 2024, 2, 5142.