Xie, Q.; Zhang, J. A Highly-Parallel AI Accelerator Architecture for Convolution and Activation, Implemented in Verilog. STECEP 2026, 4, 14762.