X. Liu, “Design and Optimization of CMOS Layout Structure”, STECEP, vol. 2, no. 6, p. 5142, Dec. 2024.