Y. Yang, “Research on Key Technologies for Chip Area and Power Optimization in Low-Powered Digital Integrated Circuit”, STECEP, vol. 2, no. 6, p. 7462, Dec. 2024.