J. Liang, “Design and Optimization of Hardware Accelerators for Convolutional Neural Networks”, STECEP, vol. 2, no. 6, p. 7542, Dec. 2024.