[1]
R. Wang, “An Advanced Hardware Implementation of the Trial Division Algorithm for Dividers Utilizing RISC-V ISA”, STECEP, vol. 2, no. 5, p. 2392, Oct. 2024.