[1]
H. Hu, “Design and Optimization of the 4-Bit Absolute Value Logic Gate Circuits”, STECEP, vol. 2, no. 5, p. 3622, Oct. 2024.