T. Wang, “The Potential and Challenges of Two- Dimensional Materials in Sub-5 nm CMOS Devices”, STECEP, vol. 4, no. 1, p. 14822, Feb. 2026.