Q. Xie and J. Zhang, “A Highly-Parallel AI Accelerator Architecture for Convolution and Activation, Implemented in Verilog”, STECEP, vol. 4, no. 1, p. 14762, Feb. 2026.