Y. Lu, “Research on System-level Design Challenges and Solutions for 3D Chiplet Integration”, STECEP, vol. 4, no. 2, p. 15652, Apr. 2026.