1.
Liang J. Design and Optimization of Hardware Accelerators for Convolutional Neural Networks. STECEP [Internet]. 2024 Dec. 31 [cited 2026 Nov. 4];2(6):7542. Available from: https://stecep.deanfrancis.press/article/view/1329