Xie Q, Zhang J. A Highly-Parallel AI Accelerator Architecture for Convolution and Activation, Implemented in Verilog. STECEP [Internet]. 2026 Feb. 28 [cited 2026 Nov. 4];4(1):14762. Available from: https://stecep.deanfrancis.press/article/view/299